

FIG. 1A (Prior Art)





FIG. 1B (Prior Art)



Netlist Representation




FIG. 3A
(Prior Art)

Flat Representation




FIG. 3C
(Prior Art)

Physical Representation




FIG. 3B
(Prior Art)

Hierarchical Representation




FIG. 3D
(Prior Art)




FIG. 4 (Prior Art)

The diagram illustrates a multi-ported memory array architecture. A voltage source 516 is connected to a common bus 504. The array is divided into two partitions: Partition 1 and Partition 2. Partition 1 is a large rectangular block containing multiple memory cells. Each cell is connected to a word line (labeled 'I') and a bit line (labeled 'N'). The cells are organized in a grid. Partition 2 is a smaller rectangular block, also containing memory cells connected to word lines and bit lines. The array is connected to a common bus 504 at the top and a common ground 502 at the bottom. The bus 504 is connected to the word lines of the memory cells. The ground 502 is connected to the bit lines of the memory cells. The array is labeled with various reference numerals: 502, 504, 506, 508, 509, 510, 512, 514, 516, 1, 2, 3, and N.

FIG. 5 (Prior Art)




FIG. 6 (Prior Art)




FIG. 7




FIG. 8A




FIG. 8B




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 10A




FIG. 10B






FIG. 10C



Loosely Coupled Leaf Circuits

FIG. 11




FIG. 12A




FIG. 12B




FIG. 12C




FIG. 12D

Event Diagram




FIG. 13A




FIG. 13B




FIG. 13C





FIG. 14A



During Simulation When One Of The Sense Amplifiers Is Active
And The Column Driven By The Sense Amplifier Is Inactive

FIG. 14B




FIG. 14C During Simulation When One Of The Memory Leaf Circuits Driven By The Corresponding Active Sense Amplifier Is Active